In this paper, the authors present a design of efficient digital Vedic multiplier using the Vedic sutras from ancient Indian Vedic mathematics. If they are looking towards the signal processing, they ...
In this paper, describes about the design of 128-bit Vedic multiplier using ancient Vedic mathematics. The proposed multiplier is designed to take two 128-bit inputs, and prescribed each 128-bit input ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results